


# Advanced Semiconductor Packaging 2025-2035: Forecasts, Technologies, Applications

*Heterogeneous Integration, AI, HPC, Data Centers, Semiconductor Packaging Market Forecast, Antenna in Package, 2.5D, 3D, Fan-Out, FOWLP, FOPLP, Through-Si-Via, Glass Packaging, Co-Packaged Optics, RDL (Redistribution Layer), Hybrid Bonding*

Dr Yu-Han Chang, Principal Technology Analyst  
Dr James Jeffs, Principal Technology Analyst









**IDTechEx** SAMPLE PAGES

# IDTechEx provides clarity on technology innovation


Since 1999 IDTechEx has provided independent market research, consultancy and subscriptions on emerging technology to clients in over 80 countries.

- Technology assessment
- Technology scouting
- Company profiling
- Market sizing
- Market forecasts
- Strategic advice



Reports | Subscriptions | Consulting | Journals | Webinars

# Report Overview



*25% CAGR is forecast for the growth of advanced semiconductor packaging in the HPC sectors.*

## Advanced Semiconductor Packaging 2025-2035: Forecasts, Technologies, Applications

IDTechEx's "Advanced Semiconductor Packaging 2025-2035" report delves into the evolving semiconductor packaging landscape, with a focus on 2.5D and 3D packaging technologies. It examines current technology trends, industry challenges, and the advancements of key players, while also forecasting future market trends. Utilizing IDTechEx's expertise in AI, data centers, autonomous vehicles, 5G, and consumer electronics, the report provides a thorough understanding of how advanced semiconductor packaging is influencing these sectors, offering valuable insights into the industry's future trajectory.

This report includes:

- An exploration of technology trends and manufacturers in advanced semiconductor packaging.
- 10-year granular market forecasts & analysis.
- An examination of the adoption of key advanced semiconductor packaging technologies (including 2.5D embedded Si, 2.5 Si interposer, 2.5D (Ultra) high density fanout, and 3D die stacking) in the four primary markets (Data Centers, Autonomous Vehicles, 5G, Consumer Electronics) studied by IDTechEx.

**Slides:** 530

**Forecasts to:** 2035

**Companies:** 18

[www.IDTechEx.com/ASP](http://www.IDTechEx.com/ASP)

# Access more with an IDTechEx subscription

An annual Market Intelligence Subscription from IDTechEx offers you:

- On-demand access to extensive independent data and analysis on technology innovation
- A choice of in-depth market and technology research reports
- Dedicated time with technical industry experts

Schedule a demo:  
[research@IDTechEx.com](mailto:research@IDTechEx.com)

Find out more:  
[www.IDTechEx.com/Subscriptions](http://www.IDTechEx.com/Subscriptions)



# Table of Contents

**1. Executive Summary** – 36 slides

**2. Introduction to Advanced Semiconductor Packaging** – 27 slides

2.1 Challenges in transistor scaling

2.2 The rise of Chiplet

2.3 The rise of Advanced Semiconductor Packaging technologies

**3. Advanced Semiconductor Packaging Technologies: Deep-Dive into 2.5D and 3D Packaging** – 88 slides

3.1 Advanced semiconductor packaging technologies – overview of technologies

3.2 2.5D packaging

3.3 2.5D Si-based packaging

3.4 2.5D Organic-based packaging

3.5 2.5D glass-based packaging

3.6 Technology Benchmark: Si vs Organic vs Glass

3.7 3D Hybrid bonding

**4. Advanced Semiconductor Packaging Technologies: Player Analysis**  
– 121 slides

4.1 TSMC's advanced semiconductor packaging solutions

4.2 Intel's advanced semiconductor packaging solutions

4.3 Samsung's advanced semiconductor packaging solutions

4.4 ASE's advanced semiconductor packaging solutions

4.5 Amkor's advanced semiconductor packaging solutions

**5. Advanced Semiconductor Packaging Technologies: Applications**  
– 204 slides

5.1 High Performance Computing (HPC) chips

5.2 Co-Packaged Optics

5.3 High Bandwidth Memory (HBM)

5.4 HPC system Packaging Strategies by Leading Companies

5.5 Automotive

5.6 Antenna in Package (AiP) for 5G and 6G

5.7 5G Infrastructure

5.8 Consumer electronics


**6. Monolithic 3D IC** – 15 slides

**7. Market Forecast Summary** – 19 slides

**8. Company Profiles** – access to 18 company profiles from the IDTechEx Portal

# Advanced semiconductor packaging technologies – our scope

The first semiconductor package was invented in 1965, since then packaging technologies have been developing. Now, there are many packaging technologies, ranging from the most widely used wire bond to the most advanced 3DICs. What technologies are categorized as advanced semiconductor packaging? One approach to categories is by bump pitch size. The smaller bump pitch size means more I/O counts which translates to higher interconnection densities, which is required in many high-computing applications. Below, the chart shows the smallest bump pitch size of different packaging technologies offered by different companies. In this report, we define "advanced semiconductor packaging" as any package with a bump size of less than 100  $\mu\text{m}$ .



## *I/O increases with decreasing bumping size*

*For example: A 10  $\mu\text{m}$  bumping size packaging technique can offer about 400 times the I/O counts as 200  $\mu\text{m}$  bumping size packaging technology.*

Full data available in report  
[www.IDTechEx.com/ASP](http://www.IDTechEx.com/ASP)

# Why advanced semiconductor packaging now?

Unprecedented Demand for HPC/AI

IDTechEx Research

Due to slow down of Moore's law and increasing capital for making high-end monolithic SoC, other ways to achieve more transistors, more memories, and more interconnection are needed.


Chiplets concept

Allow for optimal process node usage for different functional blocks


Advanced semiconductor packaging as an enabler

Combined multiple functional blocks in a single package

# Evolution roadmap of semiconductor packaging



# Tech development trend for 2.5D and 3D packaging



# Advanced Semiconductor packaging – technology benchmark overview

	TSV interposer	Si bridge	Si-IF	Organic interposer	Chip-last fan-out	Glass interposer	TSV Micro bump	TSV Hybrid bonding	Non TSV PoP	Monolithic 3D
Status										
Dielectric constant										
IO pitch (um)										
Interconnect length (mm)										
Interconnect density (IO/mm/layer)										
$V_{swing}$ (V)										
Ron/CTX/CRX (Ohm/F/F)										
Data rate/IO (Gbps)										
Bandwidth density (Gbps/mm)										
Energy-per-bit (pJ/bit)										

Full data available in report  
[www.IDTechEx.com/ASP](http://www.IDTechEx.com/ASP)

Table: IDTechEx

# Advanced semiconductor packaging technology – highlights from key players

## TSMC


- TSMC's CoWoS (Chip on Wafer on Substrate) is the leading 2.5D packaging technology favored by top AI companies. TSMC is continuously expanding its CoWoS capacity to meet the rising demand in AI applications.
- As interposer sizes grow larger, TSMC has introduced CoWoS-L (Local Silicon Bridge) to replace the traditional silicon interposer, which struggles beyond the 3.3 reticle limit.
- TSMC is a pioneer in 3D hybrid bonding, leveraging its expertise in front-end silicon manufacturing. This technology has already been adopted in commercial server products, including AMD EPYC processors and MI series.
- TSMC is also developing 3D microbump technology for cost-sensitive applications. By 2025, the company plans to launch SolC-P technology, featuring face-to-back (F2B) bumped packaging. This will integrate a 0.2-reticle N3 (3nm-class) top die with an N4 (4nm-class) bottom die, connected using 25µm pitch microbumps.
- TSMC is preparing for the rise of optical networks, using its expertise in both 2.5D and 3D packaging to offer platforms for Co-packaged optics, aimed at future HPC and network systems.

## Intel

## Samsung

Full data available in report  
[www.IDTechEx.com/ASP](http://www.IDTechEx.com/ASP)



# HPC chips integration trend – overview



# Key trend of optical transceiver packaging in high-end data centers

IDTechEx Research


More advanced package (higher complexity), shorter electrical path, high bandwidth, lower power consumption



# Total CPO market

- [Blurred text]
- [Blurred text]
- [Blurred text]

Total CPO Market (revenue, USD millions)




Total CPO Market Data Table (Revenue)


	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035
CPO L2 Switch Revenue (US\$ millions)													
AI Interconnect CPO Module Revenue (US\$ millions)													

Full data available in report  
[www.IDTechEx.com/ASP](http://www.IDTechEx.com/ASP)

# What would the future HPC platform look like?




# Overview of antenna packaging technologies vs operational frequency



# Data center accelerator: advanced semiconductor packaging unit forecast 2023-2035 (shipment)


Server accelerator advanced semiconductor packaging unit (shipment, unit: M)



Unit Sales (millions)	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035
Advanced packaging total unit	1.5	1.8	2.2	2.6	3.0	3.4	3.8	4.2	4.6	5.0	5.4	5.8	6.2
2.5D Si interposer	0.8	1.0	1.2	1.4	1.6	1.8	2.0	2.2	2.4	2.6	2.8	3.0	3.2
2.5D Si bridge	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.1	1.2	1.3
3D die stacking	0.0	0.0	0.0	0.0	0.0	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8

Full data available in report  
[www.IDTechEx.com/ASP](http://www.IDTechEx.com/ASP)

# Key markets for advanced semiconductor packaging



# Contact IDTechEx

Founded in 1999, IDTechEx offers trusted independent research and intelligence on emerging technologies and their market opportunities.

We help our clients to understand new technologies, their supply chains, market requirements, opportunities and forecasts.



**Connect with IDTechEx to explore how we can support your business:**

- [research@IDTechEx.com](mailto:research@IDTechEx.com)
- [www.IDTechEx.com](http://www.IDTechEx.com)

Contents copyright © ID TECHEX LIMITED, IDTechEx, Inc., IDTechEx K.K. and IDTechEx GmbH (as applicable) (“IDTechEx”) 2024, unless indicated otherwise. All rights reserved. Nothing in this document is intended to amount to advice of any kind, including investment advice, on which you should rely. IDTechEx makes no representations or warranties concerning the accuracy of the contents and shall have no liability of any kind for any use of, or reliance on, the contents, or conclusions drawn from it, by any party.